SUBDESIGN Shift1024( Clk : INPUT; Data : INPUT; Out : OUTPUT;)VARIABLE Reg[1023..0] : DFF;BEGIN Reg[].clk = Clk; Reg[0] = Data; Reg[1023..1] = Reg[1022..0]; Out = Reg[99] # Reg[199] # Reg[299];END;