module bus
   (inout [7:0] bus
   ,input nWr
   ,input nCS
   );
   
   reg [7:0] data;
   always @(negedge nCS)
      if (~nWr)
         data <= bus;
         
   assign bus = (~nCS & nWr)? data : 8'bz;

endmodule