|
|
If an interrupt condition occurs while the
corresponding interrupt enable bit is cleared, the Interrupt Flag will be set and remembered
until the interrupt is enabled, or the flag is cleared by software. Similarly, if one or
more interrupt conditions occur while the global interrupt enable bit is cleared, the corresponding
Interrupt Flag(s) will be set and remembered until the global interrupt enable
bit is set, and will then be executed by order of priority.
|
|
E-mail: 
info@telesys.ru
