|
|
#define MCLK 24000000L // DDS master clock
#define FDELTA MCLK/(65536L*4096) // Frequency increment (Master clock / 2^28)
#define ONE_HZ (1048576. * 256 / MCLK) // Phase increment corresponding to the 1Hz frequency
f_code = ONE_HZ * f_hz;
|
|
E-mail: 
info@telesys.ru
